|
#define | ADIV5_DP_IDCODE 0x0 |
|
#define | ADIV5_DP_ABORT 0x0 |
|
#define | ADIV5_DP_CTRLSTAT 0x4 |
|
#define | ADIV5_DP_SELECT 0x8 |
|
#define | ADIV5_DP_RDBUFF 0xC |
|
#define | ADIV5_DP_ABORT_ORUNERRCLR (1 << 4) |
|
#define | ADIV5_DP_ABORT_WDERRCLR (1 << 3) |
|
#define | ADIV5_DP_ABORT_STKERRCLR (1 << 2) |
|
#define | ADIV5_DP_ABORT_STKCMPCLR (1 << 1) |
|
#define | ADIV5_DP_ABORT_DAPABORT (1 << 0) |
|
#define | ADIV5_DP_CTRLSTAT_CSYSPWRUPACK (1u << 31) |
|
#define | ADIV5_DP_CTRLSTAT_CSYSPWRUPREQ (1u << 30) |
|
#define | ADIV5_DP_CTRLSTAT_CDBGPWRUPACK (1u << 29) |
|
#define | ADIV5_DP_CTRLSTAT_CDBGPWRUPREQ (1u << 28) |
|
#define | ADIV5_DP_CTRLSTAT_CDBGRSTACK (1u << 27) |
|
#define | ADIV5_DP_CTRLSTAT_CDBGRSTREQ (1u << 26) |
|
#define | ADIV5_DP_CTRLSTAT_TRNCNT |
|
#define | ADIV5_DP_CTRLSTAT_MASKLANE |
|
#define | ADIV5_DP_CTRLSTAT_WDATAERR (1u << 7) |
|
#define | ADIV5_DP_CTRLSTAT_READOK (1u << 6) |
|
#define | ADIV5_DP_CTRLSTAT_STICKYERR (1u << 5) |
|
#define | ADIV5_DP_CTRLSTAT_STICKYCMP (1u << 4) |
|
#define | ADIV5_DP_CTRLSTAT_TRNMODE_MASK (3u << 2) |
|
#define | ADIV5_DP_CTRLSTAT_STICKYORUN (1u << 1) |
|
#define | ADIV5_DP_CTRLSTAT_ORUNDETECT (1u << 0) |
|
#define | ADIV5_AP_CSW 0x00 |
|
#define | ADIV5_AP_TAR 0x04 |
|
#define | ADIV5_AP_DRW 0x0C |
|
#define | ADIV5_AP_DB(x) (0x10 + (4*(x))) |
|
#define | ADIV5_AP_CFG 0xF4 |
|
#define | ADIV5_AP_BASE 0xF8 |
|
#define | ADIV5_AP_IDR 0xFC |
|
#define | ADIV5_AP_CSW_DBGSWENABLE (1u << 31) |
|
#define | ADIV5_AP_CSW_MASTERTYPE_DEBUG (1u << 29) |
|
#define | ADIV5_AP_CSW_HPROT1 (1u << 25) |
|
#define | ADIV5_AP_CSW_SPIDEN (1u << 23) |
|
#define | ADIV5_AP_CSW_TRINPROG (1u << 7) |
|
#define | ADIV5_AP_CSW_DEVICEEN (1u << 6) |
|
#define | ADIV5_AP_CSW_ADDRINC_NONE (0u << 4) |
|
#define | ADIV5_AP_CSW_ADDRINC_SINGLE (1u << 4) |
|
#define | ADIV5_AP_CSW_ADDRINC_PACKED (2u << 4) |
|
#define | ADIV5_AP_CSW_ADDRINC_MASK (3u << 4) |
|
#define | ADIV5_AP_CSW_SIZE_BYTE (0u << 0) |
|
#define | ADIV5_AP_CSW_SIZE_HALFWORD (1u << 0) |
|
#define | ADIV5_AP_CSW_SIZE_WORD (2u << 0) |
|
#define | ADIV5_AP_CSW_SIZE_MASK (7u << 0) |
|
#define | ADIV5_LOW_WRITE 0 |
|
#define | ADIV5_LOW_READ 1 |
|
#define | ADIV5_LOW_DP 0 |
|
#define | ADIV5_LOW_AP 1 |
|